AES Acceleration With An FPGA Coproccesor:用FPGA coproccessor AES加速度

上传人:仙*** 文档编号:68788708 上传时间:2022-04-04 格式:PPT 页数:18 大小:942KB
收藏 版权申诉 举报 下载
AES Acceleration With An FPGA Coproccesor:用FPGA coproccessor AES加速度_第1页
第1页 / 共18页
AES Acceleration With An FPGA Coproccesor:用FPGA coproccessor AES加速度_第2页
第2页 / 共18页
AES Acceleration With An FPGA Coproccesor:用FPGA coproccessor AES加速度_第3页
第3页 / 共18页
资源描述:

《AES Acceleration With An FPGA Coproccesor:用FPGA coproccessor AES加速度》由会员分享,可在线阅读,更多相关《AES Acceleration With An FPGA Coproccesor:用FPGA coproccessor AES加速度(18页珍藏版)》请在装配图网上搜索。

1、Team Members & ResponsibilitiesAdam Jackson Primary hardware AES implementation Coprocessor InterfacingDaniel Risse (project “leader”) Linux installation on PPC440 on FPGA Software configuration/buildingDocumentation and reporting duties sharedMotivationAES can be greatly accelerated in hardwarePoss

2、ible parallelismMultiple tools can benefit from accelerated AESGoalAES coprocessorLinux running on ml507 boardAccelerated instruction integration128-bit data/key AESLinux running on ml507 boardAccelerated instruction integrationComplete Paper and Presentation SlidesSubmit Final PaperFinal Presentati

3、on/DemoImplementationAES data width greater than APU bus width Difficulty of installing/running Linux kernel on PPCDifficulty of configuration and cross-compilationDifficulty of integrating accelerated instructions into existing software ConceptualAES AlgorithmCross-compilationOpen-source code modif

4、ication128-bit caseData to encrypt is 4x4 matrix of bytesIterate through rounds Substitute each byte Lookup-table of “S-boxes” Rotate-shift bytes within each row Mix Columns XOR each byte with round-key Round keys derived from key-schedule algorithmFinal Round Same as other rounds, but omits column-

5、mixingDecryption is the inverse algorithm using the same keyClone git trees from XilinxSetup build environment (assumes ELDK)Configure and make Linux kernel imageLoad hardware BIT file onto FPGAUse XMD to connect to PPC and upload ELF file, runCross-compile custom software on host machine with stati

6、cally-linked librariesUpload to Linux on PPC via FTPCan interact with Linux on PPC via minicom or telnetIntegrate accelerated AES into other applications like SCP/SFTP, SSH, SSL/TLSIntegrate software into Linux image build (persistence)1 Xilinx, ”Embedded Processor Block in Virtex-5 FPGAs, Reference

7、 Guide,” Jan. 20, 2009, Online Available: http:/ guides/ug200.pdf2 National Institutue of Standards and Technology, ”Federal Information Processing Standard 197, Announcing the AES ENCRYPTION STANDARD,” Available: http:/csrc.nist.gov/publications/fips/fips197/fips-197.pdf3 W. Stallings, Cryptography

8、 and Network Security, Upper Saddle River, NJ: Prentice Hall, 2003, pp. 133, 139-171.4 ”Configuring, Building and Loading PowerPC Linux,” Oct. 6, 2009. Online Available: http:/ Accessed: Dec. 9, 20095 Wikipedia, ”Advanced Encryption Standard,” Dec. 8, 2009. Online Available: http:/en.wikipedia.org/wiki/Advanced Encryption Standard Accessed: Oct. 22, 2009Questions?

展开阅读全文
温馨提示:
1: 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。图纸软件为CAD,CAXA,PROE,UG,SolidWorks等.压缩文件请下载最新的WinRAR软件解压。
2: 本站的文档不包含任何第三方提供的附件图纸等,如果需要附件,请联系上传者。文件的所有权益归上传用户所有。
3.本站RAR压缩包中若带图纸,网页内容里面会有图纸预览,若没有图纸预览就没有图纸。
4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
5. 装配图网仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对用户上传分享的文档内容本身不做任何修改或编辑,并不能对任何下载内容负责。
6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。
关于我们 - 网站声明 - 网站地图 - 资源地图 - 友情链接 - 网站客服 - 联系我们

copyright@ 2023-2025  zhuangpeitu.com 装配图网版权所有   联系电话:18123376007

备案号:ICP2024067431-1 川公网安备51140202000466号


本站为文档C2C交易模式,即用户上传的文档直接被用户下载,本站只是中间服务平台,本站所有文档下载所得的收益归上传人(含作者)所有。装配图网仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。若文档所含内容侵犯了您的版权或隐私,请立即通知装配图网,我们立即给予删除!