NIOS参与cyc版原理图

《NIOS参与cyc版原理图》由会员分享，可在线阅读，更多相关《NIOS参与cyc版原理图（29页珍藏版）》请在装配图网上搜索。

1、54321DCBANios Development BoardCyclone EditionRev 01Altera Corporation110 Cooper Street, Suite 201TitleNios Dev Board, Cyclone EditionDCBASizeADocument NumberP06-08713-00Rev01543Date:Thursday, February 20, 20032Sheet11of29cpld_CLKOSCDCLKCONFIG_nCONFIG_DONESTATUS_nINIT_DONEpld_RECONFIGREQ_nenet_RESET

2、proto1_RESET_nproto2_RESET_nflash_RESET_npld_CE_nenet_VLBUS_nuser_PB3:0user_PB3:0flash_CS_nfse_A22:0fse_D7:0flash_RY_BY_nflash_OE_nflash_RW_nMASTER_RESET_npld_MSEL0pld_MSEL1pld_DATA0pld_ASDOpld_CS_nRESET_ncpld_CLKOSCDCLKCONFIG_nCONFIG_DONESTATUS_nINIT_DONEpld_RECONFIGREQ_nenet_RESETMASTER_RESET_nfla

3、sh_RY_BY_nflash_OE_nflash_RW_nMASTER_RESET_nproto1_RESET_nproto2_RESET_nflash_RESET_nflash_CS_nfse_A22:0fse_D7:0pld_MSEL0pld_MSEL1pld_DATA0pld_ASDOpld_CS_npld_CE_nenet_VLBUS_nuser_PB3:0user_PB3:0pld_RECONFIGREQ_nDCLKCONFIG_nCONFIG_DONESTATUS_nINIT_DONEpld_MSEL0pld_MSEL1pld_DATA0pld_ASDOpld_CS_npld_R

4、ECONFIGREQ_nDCLKCONFIG_nCONFIG_DONESTATUS_nINIT_DONEcf_PRESENT_ncf_ATASEL_ncf_POWERuser_PB3:0cf_PRESENT_ncf_ATASEL_ncf_POWERuser_PB3:0pld_CE_npld_DATA0pld_ASDOpld_CS_npld_MSEL0pld_MSEL1pld_CE_nhex_0Ahex_0Bhex_0Chex_0Dhex_0Ehex_0Fhex_0Ghex_0DPhex_1Ahex_1Bhex_1Chex_1Dhex_1Ehex_1Fhex_1Ghex_1DPLEDG7:0he

5、x_0Ahex_0Bhex_0Chex_0Dhex_0Ehex_0Fhex_0Ghex_0DPhex_1Ahex_1Bhex_1Chex_1Dhex_1Ehex_1Fhex_1Ghex_1DPLEDG7:0LEDG7:0DDCCBB5Page 16-194Page 29Page 43Configuration PLD21Top Level HierarchySwitches_ButtonsPowerPage 5Ethernetenet_D31:0enet_A15:1enet_BE_n3:0enet_AENenet_IOR_nenet_IOW _nenet_ADS_nenet_INTRQ0ene

6、t_LDEV_nenet_IOCHRDYRESETenet_LCLKenet_DATACS_nenet_W _R_nenet_CYCLE_nenet_RDYRTN_nenet_SRDY_nenet_VLBUS_nPage 20-23Protocard 1fse_D31:0fse_A15:1enet_BE_n3:0enet_AENenet_IOR_nenet_IOW _nenet_ADS_nenet_INTRQ0enet_LDEV_nenet_IOCHRDYenet_RESETenet_LCLKenet_DATACS_nenet_W _R_nenet_CYCLE_nenet_RDYRTN_nen

7、et_SRDY_nenet_VLBUS_nmictor_CLKTCKTMSTDOTDITR_CLKMICTOR24:0Page 9 Mictor Connectormictor_CLKTCKTMSTDOTDITR_CLKMICTOR24:0Page 27proto_IO40:0CARDSEL_nRESET_nOSCCLKINCLKOUTcf_CS_ncf_PRESENT_ncf_ATASEL_ncf_POW ERSerial PortDTR1RTS1RXD1DSR1DCD1CTS1TXD1RI1RXD2TXD2proto1_IO40:0proto1_CARDSEL_nproto1_RESET_

8、nproto1_OSCproto1_CLKINproto1_CLKOUTcf_CS_ncf_PRESENT_ncf_ATASEL_ncf_POW ERDTR1RTS1RXD1DSR1DCD1CTS1TXD1RI1RXD2TXD2enet_BE_n3:0enet_AENenet_IOR_nenet_IOW _nenet_IOCHRDYenet_ADS_nenet_LDEV_nenet_INTRQ0enet_LCLKenet_DATACS_nenet_W _R_nenet_CYCLE_nenet_RDYRTN_nenet_SRDY_nproto1_IO40:0proto1_CARDSEL_npro

9、to1_CLKOUTcf_CS_nPage 10-15enet_BE_n3:0enet_AENenet_IOR_nenet_IOW _nenet_IOCHRDYenet_ADS_nenet_LDEV_nenet_INTRQ0enet_LCLKenet_DATACS_nenet_W _R_nenet_CYCLE_nenet_RDYRTN_nenet_SRDY_nproto1_IO40:0proto1_CARDSEL_nproto1_CLKOUTcf_CS_nPLDsdram_CLKTCKTMSTDOTDITR_CLKMICTOR24:0pld_CLKFBCLOCKINPUT1pld_CLKOUT

10、sram_BE_n3:0sram_OE_nsram_W E_nsram_CS_nsdram_CLKTCKTMSTDOTDITR_CLKMICTOR24:0pld_CLKFBpld_CLOCKINPUT1pld_CLKOUTsram_BE_n3:0sram_OE_nsram_W E_nsram_CS_npld_CLOCKINPUT1proto1_OSCproto2_OSCcpld_CLKOSCpld_CLKOUTmictor_CLKproto1_CLKINproto2_CLKINpld_CLKFBfse_A19:2fse_D31:0sram_BE_n3:0sram_OE_nsram_W E_ns

11、ram_CS_nPage 3 Clocksosc_CLK0osc_CLK1osc_CLK2osc_CLK3pld_CLKOUTpld_CLK0pld_CLK1pld_CLK2pld_CLK3Page 28A19:2D31:0sram_BE_n3:0sram_OE_nsram_W E_nsram_CS_nSRAMPage 24,25Protocard 2proto_IO40:0CARDSEL_nRESET_nOSCCLKINCLKOUTproto2_IO40:0proto2_CARDSEL_nproto2_RESET_nproto2_OSCproto2_CLKINproto2_CLKOUTDTR

12、1RTS1RXD1DSR1DCD1CTS1TXD1RI1RXD2TXD2proto2_IO40:0proto2_CARDSEL_nproto2_CLKOUTDTR1RTS1RXD1DSR1DCD1CTS1TXD1RI1RXD2TXD2proto2_IO40:0proto2_CARDSEL_nproto2_CLKOUTfse_D31:0fse_A22:0flash_OE_nflash_RW _nflash_RY_BY_nflash_CS_nsdram_DQ31:0sdram_A11:0sdram_DQM3:0sdram_BA1:0sdram_W E_nsdram_RAS_nsdram_CAS_n

13、sdram_CS_nsdram_CKEfse_D31:0fse_A22:0flash_OE_nflash_RW _nflash_RY_BY_nflash_CS_nsdram_DQ31:0sdram_A11:0sdram_DQM3:0sdram_BA1:0sdram_W E_nsdram_RAS_nsdram_CAS_nsdram_CS_nsdram_CKEfse_A22:0fse_D7:0flash_OE_nflash_RW _nflash_RY_BY_nflash_CS_nflash_RESET_nPage 6A22:0D7:0flash_OE_nflash_RW _nflash_RY_BY

14、_nflash_CS_nRESET_nPage 26FlashSDRAMsdram_DQ31:0sdram_A11:0sdram_DQM3:0sdram_BA1:0sdram_W E_nsdram_RAS_nsdram_CAS_nsdram_CS_nsdram_CLKsdram_CKEsdram_DQ31:0sdram_A11:0sdram_DQM3:0sdram_BA1:0sdram_W E_nsdram_RAS_nsdram_CAS_nsdram_CS_nsdram_CLKsdram_CKEAPage 7,8LedsAltera Corporation110 Cooper Street,

15、Suite 201TitleNios Dev Board, Cyclone EditionASizeDocument NumberRevCustomP06-08713-00015432Date:Thursday, April 17, 2003Sheet12of29J4154321ClocksVCC5DL1D147nH2XY2C23C24C25OcilatorHalfRP133C0u10u0010u184Y2VCC OUTGND OE_n50MhzSocketOSC_Socket51139101211U2MON_nOEA_nINAOEB_nINBOA0OA1OA2OA3OA4OB0OB1OB2O

16、B3OB42346719181715144321RP72 33567856784321osc_CLK3osc_CLK1osc_CLK2osc_CLK0pld_CLK0pld_CLK1pld_CLK2pld_CLK3CDo not Stuff R13for OcilatorR1333049FCT3805operation. StuffR13 when usingClock input.pld_CLKOUTSMARECBDo not Stuff R15for OcilatorR1549R9Boperation. StuffR15 when usingClock input.Altera Corpo

17、rationA110 Cooper Street, Suite 201TitleNios Dev Board, Cyclone EditionASizeADocument NumberP06-08713-00Rev01543Date:Thursday, February 20, 20032Sheet31of299139GNDINTGNDINT82665134183GNDIOGNDIOGNDIOGNDIOGNDIOGNDIOVCCINTVCCINTVCCIOVCCIOVCCIOVCCIOVCCIOVCCIO4 3 2 15 6 7 83886957459432611126538745K624C1

18、3579CBB54321Configuration PLDDuser_PB3:0user_PB3:0pld_USERLEDLED1LedGR199 200Dfse_D7:0fse_D7:0U59VCC3_3pld_FACTORYLEDLED2R200 200fse_A22:0fse_A22:0VCC3_3pld_CS_npld_DATA0pld_ASDOpld_CS_npld_DATA0DCLKpld_ASDOCS_nDATADCLKASDIVCCVCCVCCGNDpld_LOADLEDLedYLED3LedGR201 200EPCS4LED4U3pld_ERRLEDVCC3_3LedRLED

19、5R42200flash_OE_nfse_A0fse_A1fse_A2fse_A3fse_A4fse_A5fse_A6fse_A7fse_A8fse_A9fse_A10fse_A11fse_A12fse_A13fse_A14fse_A15fse_A16fse_A17fse_A18fse_A19fse_A20fse_A21fse_A22flash_OE_n12567891012131416171920212223242527282930IOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOI

20、OIOIOIOIOIOIOIO525354555657586061636465676869707172757677787980enet_RESETpld_CS_nproto1_RESET_nproto2_RESET_npld_ASDOflash_RESET_npld_DATA0pld_MSEL0pld_MSEL1pld_USERLEDpld_FACTORYLEDpld_LOADLEDpld_ERRLEDfse_D0fse_D1fse_D2fse_D3fse_D4fse_D5fse_D6fse_D7enet_RESETproto1_RESET_nproto2_RESET_nflash_RESET

21、_npld_MSEL0pld_MSEL1CONFIG_DONECONFIG_nJ281 23 45 67 89 102x5Header246810VCC3_3pld_CE_npld_CS_nR43 200LedGpower indicationpld_CE_nVCC3_3R176SW 91 3pld_BOOTSELPBswitchpld_BOOTSEL determinesflash_RW _nflash_CS_nflash_RY_BY_nflash_RW _nflash_CS_nflash_RY_BY_nuser_PB0user_PB1user_PB2user_PB3313233353637

22、4041IOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIO8183848592939496CONFIG_DONESTATUS_npld_RECONFIGREQ_npld_BOOTSELCONFIG_DONESTATUS_npld_RECONFIGREQ_nVCC3_3male header JTAGconnections:pin# jtag1 TCKwhether to forcea boot from the defaultboot sector, or theuser-programmed bootsector.enet_VLBUS_nenet_VLBUS_nTCKTMSTD

23、I424445464748495062154IOIOIOIOIOIOIOIOTCKTMSTDIIOIOIOIOGCLK1GCLR_nOE1OE2TDO9798991008789889073DCLKCONFIG_nINIT_DONEcpld_CLKOSCMASTER_RESET_nTDODCLKCONFIG_nINIT_DONEcpld_CLKOSCMASTER_RESET_nRP31K2345678910GNDTDOVccTMSVccio(NC)(NC)TDIGNDVCC3_3pld_RECONFIGREQ_n R106VCC3_35K6J5AEPM7128TCKTDOTMSTDI135791

24、3579246810246810TRSTAltera Corporation110 Cooper Street, Suite 201A2x5HeaderTitleNios Dev Board, Cyclone EditionSizeBDocument NumberP06-08713-00Rev015432Date:Thursday, February 20, 2003Sheet14of2911161416SMNT1MNT013344627798110 120AVDDAVDDVDDVDDVDDVDDVDDVDDVDDVDDPHYSMNT0MNT113MIIINTERFACE15SERIALEEP

25、ROMAVSSAVSSVSS VSS VSS VSS VSS VSS VSS VSS VSS VSSINTERFACEPINS24395257677293103 108 117131912873 1112TCT510649DCBDCB25VCC3_343VCC3_3VCC3_321Stuff R155 R156 R157 R158R159 and R160 only when usingthe MAC Phy instead of theC26EthernetPhy, and resistors R149 R150R151 R152 R153 and R154 are0u01C27VCC3_3

26、nostuffed.R22R23R24R250u001RJ1enet_AENenet_BE_n3enet_BE_n2enet_BE_n1enet_BE_n0enet_AENenet_A1enet_A2enet_A3enet_A4enet_A5enet_A6enet_A7enet_A8enet_A9enet_A10enet_A11enet_A12enet_A13enet_A14enet_A15enet_D0enet_D1enet_D2enet_D3enet_D4enet_D5enet_D6enet_D7enet_D8enet_D9enet_D10enet_D11enet_D12enet_D13e

27、net_D14enet_D15enet_D16enet_D17enet_D18enet_D19enet_D20enet_D21enet_D22enet_D23enet_D24enet_D25enet_D26enet_D27enet_D28enet_D29enet_D30enet_D31979695944178798081828384858687888990919210710610510410210110099767574737170696866656463616059585655545351504948U4BE3#BE2#BE1#BE0#AENA1A2A3A4A5A6A7A8A9A10A11A

28、12A13A14A15D0D1D2D3D4D5D6D7D8D9D10D11D12D13D14D15D16D17D18D19D20D21D22D23D24D25D26D27D28D29D30D31LAN91C111TPO+TPO-TPI+TPI-LNK#LBKCNTRL#RBIASLEDA#LEDB#RXD3RXD2RXD1RXD0TXD3TXD2TXD1TXD0TXEN100CRS100COL100RXDVRXERMDIMDOMCLKRX25TX25IOS0IOS1IOS2ENEEPENDOENDIEESKEECS1415171820212812222312112212312411311411

29、5116111119112125126252627118109345678910RBIASLEDLNK_nLEDRX_nR2811KENEEP24R9 24R949R9 49R9R26 24R9R27 24R9VCCAC350u001TXDPTXDMRXDPRXDMC280u1C360u001C290u001VCC3_3C370u1L21VCCA47nHC380u12C390u1LEDRX_nD4OCTNC0TDN D3TDPLEDLNK_nRCT D2RDNRDPD1RJ45INTLEDVCC3_3VCC3_3C30 C31 C32 C33 C341u 0u001 0u001 0u1 0u1

30、PULL-UP/PULL-DOWNSVCC3_3R29 R3010K 10Kenet_IOR_nenet_IOW _nENEEPRESETenet_ADS_nenet_LCLKenet_IOCHRDYenet_RDYRTN_nenet_SRDY_nenet_INTRQ0enet_LDEV_nenet_IOR_nenet_IOW _nenet_DATACS_nenet_CYCLE_nenet_W _R_nenet_VLBUS_nRESETenet_ADS_nenet_LCLKenet_IOCHRDYenet_RDYRTN_nenet_SRDY_nenet_INTRQ0enet_LDEV_nene

31、t_IOR_nenet_IOW _nenet_DATACS_nenet_CYCLE_nenet_W _R_nenet_VLBUS_n3037423846432945313234353640RESETADS#LCLKARDYRDYRTN#SRDY#INTR0LDEV#RD#W R#DATACS#CYCLE#W /R#VLBUS#XTAL2XTAL1CSOUT#X25OUT128127247C4033pY3125MHzC4133pC420u001C430u001VCC3_3C440u001C450u1C460u1R136330ALAN91C111Altera CorporationAenet_D3

32、1:0enet_D31:0110 Cooper Street, Suite 201enet_A15:1enet_A15:1TitleNios Dev Board, Cyclone Editionenet_BE_n3:0enet_BE_n3:0SizeBDocument NumberP06-08713-00Rev015432Date:Thursday, February 20, 2003Sheet15of2954321FlashDU5A22:0D7:0A22:0D7:0DCflash_OE_nflash_CS_nflash_RW _nRESET_nflash_RY_BY_nA0A1A2A3A4A

33、5A6A7A8A9A10A11A12A13A14A15A16A17A18A19A20A21A22flash_OE_nflash_CS_nflash_RW _nRESET_nR39 1Kflash_RY_BY_n27222120191817161094287654346154344352302811121314A0A1A2A3A4A5A6A7A8A9A10A11A12A13A14A15A16A17A18A19A20A21A22OE_nCE_nW E_nRESET_nACCRY/BY_nD0D1D2D3D4D5D6D7NCNCNCNCNCNCNC31323334383940411232425264

34、748D0D1D2D3D4D5D6D7CAM29LV065DVCC3_3BBflash_CS_nflash_RW _nR194R1955K65K6Flash chip is 8M x 8 for8Mbytes of flashAAltera Corporation110 Cooper Street, Suite 201TitleNios Dev Board, Cyclone EditionASizeDocument NumberRevCustomP06-08713-00015432Date:Thursday, February 20, 2003Sheet16of291234654321Hex

35、DisplayU8DRP522010 ADhex_0Ahex_0Bhex_0Chex_0Dhex_0Ahex_0Bhex_0Chex_0D123487659 B8 C5 DVCC3_31hex_0Ehex_0Fhex_0Ghex_0DPhex_0Ehex_0Fhex_0Ghex_0DP1234RP687654 E2 F3 G7 DP62207Segment DisplayChex_1Ahex_1Bhex_1Chex_1Dhex_1Ahex_1Bhex_1Chex_1D5678RP74321U910 A9 B8 CVCC3_3C5 D2201hex_1Ehex_1Fhex_1Ghex_1DPhe

36、x_1Ehex_1Fhex_1Ghex_1DPRP8 22087654 E2 F3 G7 DPBA7Segment DisplayAltera Corporation110 Cooper Street, Suite 201TitleNios Dev Board, Cyclone EditionBASizeADocument NumberP06-08713-00Rev01543Date:Thursday, February 20, 20032Sheet71of2954321LedsD0DRP11LedGD1DLEDG0LEDG1LEDG2LEDG343215678LedGD2LedG100D3L

37、edGCRP13 100D4LedGD5CLEDG4LEDG5LEDG6LEDG743215678LedGD6LedGD7BLedGLEDG7:0Altera CorporationLEDG7:0BA110 Cooper Street, Suite 201TitleNios Dev Board, Cyclone EditionASizeADocument NumberP06-08713-00Rev01543Date:Thursday, February 20, 20032Sheet81of2944TOOLVCC3_3R207J25VCC3_3TDOTCKTMSTDI5K6mictor_CLKT

38、DO R179 0_jumpTCK R180 0_jumpTMS R181 0_jumpTDI R182 0_jumpVCC3_3R183 5K6Do not stuff R179, R180, R181,R182, or R183 uless using theFS2 attachment to program themictor_CLKMICTOR24MICTOR23MICTOR22mictor_TRSTMICTOR21MICTOR20MICTOR19MICTOR18MICTOR17MICTOR16MICTOR15MICTOR14135791113151719212325272931333

39、53713579111315171921232527293133353724681012141618202224262830323436382468101214161820222426283032343638TR_CLKMICTOR13MICTOR12MICTOR11MICTOR10MICTOR9MICTOR8MICTOR7MICTOR6MICTOR5MICTOR4MICTOR3MICTOR2MICTOR1MICTOR0TR_CLKstratix device.Mictor38PMICTOR24:0MICTOR24:0Altera Corporation110 Cooper Street, S

40、uite 201TitleNios Dev Board, Cyclone EditionSizeADocument NumberP06-08713-00Rev01Date:Thursday, February 20, 2003Sheet9of29BB54321PLD Bank 1Dfse_A22:0U60Afse_A22:0Dfse_A6fse_A7fse_A8fse_A9fse_A10fse_A11fse_A12fse_A13C2D2D4D1E4E5F3E3IOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOV2V3U3U2U4U1T3T2sdram_DQ31sdram_DQ30

41、sdram_DQ29sdram_DQ28sdram_DQ27sdram_DQ26sdram_DQ25sdram_DQ24Csdram_CS_nsdram_CKEsdram_CAS_nsdram_W E_nsdram_RAS_nfse_A14fse_A15fse_A16fse_A17fse_A18fse_A19fse_A20fse_A21fse_A22sdram_CS_nsdram_CKEsdram_CAS_nsdram_W E_nsdram_BA0sdram_BA1sdram_RAS_nE2F4F5F2F1F6G5G1G2G6G7G3G4H7H1H2IOIOIOIOIOIOIOIOIOIOIO

42、IOIOIOIOIOBANK 1IOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOT4R4R3R5R6R2R1P4P3P5P6P1P2P7N7N5sdram_DQ23sdram_DQ22sdram_DQ21sdram_DQ20sdram_DQ19sdram_DQ18sdram_DQ17sdram_DQ16sdram_DQ15sdram_DQ14sdram_DQ13sdram_DQ12sdram_DQ11sdram_DQ10sdram_DQ9sdram_DQ8Csdram_DQM3sdram_DQM2sdram_DQM1sdram_DQM0sdram_A11sdram_A10sdr

43、am_A9sdram_A8sdram_A7sdram_A6sdram_A5sdram_A4sdram_A3sdram_A2sdram_A1sdram_A0H3H4J1J2H5H6J3J4J5J6J7J8M4M6M1M2IOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIO.ASDOIO.INIT_DONEIO.CLKUSRIO.CSO_nIO.PLL1_OUT0pIO.PLL1_OUT0nN3N4N2N1N6M7M3M5L4C3D3K2L8M8sdram_DQ7sdram_DQ6sdram_DQ5sdram_DQ4sdram_DQ3sdram_DQ

44、2sdram_DQ1sdram_DQ0pld_ASDOINIT_DONEenet_LDEV_npld_CS_nR213 33enet_SRDY_npld_ASDOINIT_DONEenet_LDEV_npld_CS_npld_CLKOUTenet_SRDY_npld_CLKOUTEP1C20_400FBGAAsdram_BA1:0sdram_DQ31:0sdram_A11:0sdram_DQM3:0Altera Corporation110 Cooper Street, Suite 201TitleNios Dev Board, Cyclone Editionsdram_BA1:0sdram_

45、DQ31:0sdram_A11:0sdram_DQM3:0ASizeBDocument NumberP06-08713-00Rev015432Date:Thursday, February 20, 2003Sheet110of29CCBB54321PLD Bank 2DU60Bfse_A22:0fse_A22:0Denet_LCLKenet_RDYRTN_nenet_CYCLE_nenet_W _R_nenet_DATACS_nenet_INTRQ0enet_AENenet_IOR_nenet_IOW _nenet_IOCHRDYenet_ADS_nenet_LCLKenet_RDYRTN_n

46、enet_CYCLE_nenet_W _R_nenet_BE_n0enet_BE_n1enet_BE_n2enet_BE_n3enet_DATACS_nenet_INTRQ0enet_AENenet_IOR_nenet_IOW _nenet_IOCHRDYenet_ADS_nLEDG7C17B18B17A17C16B16D16E16C15D15B15A15E15F14A14B14IOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOBANK 2IOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOB4A4D5D6C5B5C6E6B6A6F7E7B7A7D7C7fse_A0f

47、se_A1fse_A2fse_A3fse_A4fse_A5fse_D0fse_D1fse_D2fse_D3fse_D4fse_D5fse_D6fse_D7fse_D8fse_D9LEDG7:0LEDG7:0TXD2cf_PRESENT_nRXD2cf_ATASEL_nflash_CS_nflash_OE_nflash_RW _nflash_RY_BY_nLEDG0LEDG1LEDG2LEDG3TXD2cf_PRESENT_nRXD2cf_ATASEL_nLEDG4LEDG5flash_CS_nflash_OE_nflash_RW _nflash_RY_BY_nfse_D31fse_D30E14

48、E13C14D14A13B13C13D13E12F12A12B12D12C12E11A11IOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOF8E8B8A8D8C8B9A9D9C9E9E10B10A10fse_D10fse_D11fse_D12fse_D13fse_D14fse_D15fse_D16fse_D17fse_D18fse_D19fse_D20fse_D21fse_D22fse_D23fse_D31:0fse_D31:0fse_D29fse_D28fse_D27fse_D26fse_D25fse_D24B11D11

49、C11D10C10F10IOIOIOIOIOIOIO.DEV_CLR_nIO.DEV_OEC4B3pld_CLEAR_nLEDG6VCC3_3R85Label this button veryclearly with thewords. CPU RESET andput a box around the5K6button and text.EP1C20_400FBGA34SW 812PBswitchAenet_BE_n3:0fse_D31:0Altera Corporation110 Cooper Street, Suite 201TitleNios Dev Board, Cyclone Ed

50、itionenet_BE_n3:0fse_D31:0ASizeBDocument NumberP06-08713-00Rev015432Date:Thursday, February 20, 2003Sheet111of29BB54321PLD Bank 3DU60CDproto1_CARDSEL_ncf_CS_nproto1_IO37proto1_IO38proto1_IO39proto1_IO40proto1_CARDSEL_ncf_CS_nMICTOR0MICTOR1W 18V18V19U20U18U19U17T18IOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOC18C

51、19D18D19D17D20E17F17proto1_IO0proto1_IO1proto1_IO2proto1_IO3proto1_IO4proto1_IO5proto1_IO6proto1_IO7CMICTOR2MICTOR3MICTOR4MICTOR5MICTOR6MICTOR7MICTOR8MICTOR9T19T17R16R19R20R17R18R15IOIOIOIOIOIOIOIOBANK 3IOIOIOIOIOIOIOIOF18E18E19F16F15F19F20G16proto1_IO8proto1_IO9proto1_IO10proto1_IO11proto1_IO12prot

52、o1_IO13proto1_IO14proto1_IO15CMICTOR10MICTOR11MICTOR12MICTOR13MICTOR14MICTOR15MICTOR16MICTOR17P14P18P17P16P15P19P20N14IOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOG15G20G19G14H15G18G17H16proto1_IO16proto1_IO17proto1_IO18proto1_IO19proto1_IO20proto1_IO21proto1_IO22proto1_IO23TR_CLKMICTOR18MICTOR19MICTOR20MICTOR21

53、MICTOR22MICTOR23MICTOR24TR_CLKN18N17N19N20N16N15M18M17IOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOH18H17H19H20J16J15J19J20proto1_IO24proto1_IO25proto1_IO26proto1_IO27proto1_IO28proto1_IO29proto1_IO30proto1_IO31DTR1DCD1DSR1RI1TXD1CTS1RXD1RTS1DTR1DCD1DSR1RI1TXD1CTS1RXD1RTS1M15M16M20M19M14J13K16K19IOIOIOIOIOIOIOIO

54、IOIOIOIOIOIO.PLL2_OUT1pIO.PLL2_OUT1nH14J14J17J18K15L13M13proto1_IO32proto1_IO33proto1_IO34proto1_IO35proto1_IO36R214 33cf_POW ERsdram_CLKcf_POW ERsdram_CLKEP1C20_400FBGAMICTOR24:0MICTOR24:0Aproto1_IO40:0Altera Corporation110 Cooper Street, Suite 201TitleNios Dev Board, Cyclone Editionproto1_IO40:0AS

55、izeBDocument NumberP06-08713-00Rev015432Date:Thursday, February 20, 2003Sheet112of2954321PLD Bank 4DU60DDhex_0Ahex_0Bhex_0Chex_0Duser_PB0user_PB1user_PB2user_PB3hex_0Ahex_0Bhex_0Chex_0DW3Y4V4W4T5U5V5W5IOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOW 17Y17U16V17V16W 16T16T15sram_CS_nsram_OE_nsram_W E_nsram_BE_n0sra

56、m_BE_n1sram_BE_n2sram_BE_n3proto2_IO0sram_CS_nsram_OE_nsram_W E_nChex_0Ehex_0Fhex_0Ghex_0DPhex_1Ahex_1Bhex_1Chex_1Dhex_0Ehex_0Fhex_0Ghex_0DPhex_1Ahex_1Bhex_1Chex_1DT6T7W6Y6U6V6W7Y7IOIOIOIOIOIOIOIOBANK 4IOIOIOIOIOIOIOIOW 15Y15U15V15V14U14Y14W 14proto2_IO1proto2_IO2proto2_IO3proto2_IO4proto2_IO5proto2

57、_IO6proto2_IO7proto2_IO8CBhex_1Ehex_1Fhex_1Ghex_1DPpld_RECONFIGREQ_nproto2_CARDSEL_nhex_1Ehex_1Fhex_1Ghex_1DPpld_RECONFIGREQ_nproto2_CARDSEL_nproto2_IO23proto2_IO24proto2_IO25proto2_IO26proto2_IO27proto2_IO28proto2_IO29proto2_IO30proto2_IO31proto2_IO32proto2_IO33proto2_IO34proto2_IO35proto2_IO36prot

58、o2_IO37proto2_IO38proto2_IO39proto2_IO40R7T8V7U7V8U8W8Y8U9V9T9R9Y9W9T10U10V10W 10Y10V11U11W 11Y11R11IOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOIOT14R14V13U13W 13Y13R13T13V12U12T12T11W 12Y12proto2_IO9proto2_IO10proto2_IO11proto2_IO12proto2_IO13proto2_IO14proto2_IO15prot

59、o2_IO16proto2_IO17proto2_IO18proto2_IO19proto2_IO20proto2_IO21proto2_IO22BEP1C20_400FBGAuser_PB3:0user_PB3:0Asram_BE_n3:0proto2_IO40:0sram_BE_n3:0proto2_IO40:0Altera Corporation110 Cooper Street, Suite 201TitleNios Dev Board, Cyclone EditionASizeBDocument NumberP06-08713-00Rev015432Date:Thursday, Fe

60、bruary 20, 2003Sheet113of298 7 6 51 2 3 4C13579C54321PLD Control Signalsmale header JTAGVCC3_3connections:pin#1jtagTCKDU60EVCC3_3234GNDTDOVccDCLOCKINPUT1proto1_CLKOUTpld_CLKFBproto2_CLKOUTDCLKpld_CE_npld_MSEL0pld_MSEL1CONFIG_nCONFIG_DONESTATUS_npld_DATA0TCKTMSTDICLOCKINPUT1proto1_CLKOUTpld_CLKFBprot

61、o2_CLKOUTDCLKpld_CE_npld_MSEL0pld_MSEL1CONFIG_nCONFIG_DONESTATUS_npld_DATA0TCKTMSTDIK5K6L14K14L3L2L5L1L6K1L18L17K3L19L16K18CLK0CLK1CLK2CLK3DCLKCEO_nCE_nMSEL0MSEL1CONFIG_nCONF_DONESTATUS_nDATA0TCKTMSTDIVCCIO1VCCIO1VCCIO1VCCIO1VCCIO1VCCIO2VCCIO2VCCIO2VCCIO2VCCIO2VCCIO3VCCIO3VCCIO3VCCIO3VCCIO3VCCIO4VCC

62、IO4VCCIO4VCCIO4VCCIO4TDOE1H8K8N8T1F9F13F11A5A16T20N13K13H13E20Y5Y16R8R12R10L20TDOTDORP711KTCKTDOTMSTDISTATUS_n5678910J241 23 45 67 89 102x5HeaderR47246810TMSVccio(NC)(NC)TDIGNDVCC3_3TRST_PUVCC3_310KBAEP1C20_400FBGACONFIG_DONECONFIG_npld_CE_nR197R198R21810K10K10KBAAltera Corporation110 Cooper Street,

63、 Suite 201TitleNios Dev Board, Cyclone EditionSizeBDocument NumberP06-08713-00Rev015432Date:Thursday, February 20, 2003Sheet114of2954321DVCC1_5U60FDCBVCC1_51C3351uL8SMFerrite2C336 C337 C3382u2 0u1 0u01A19A2B1B20H10H12J11J9K10K12L11L9M10M12N11N9W1W20Y19Y2VCCINTVCCINTVCCINTVCCINTVCCINTVCCINTVCCINTVCCI

64、NTVCCINTVCCINTVCCINTVCCINTVCCINTVCCINTVCCINTVCCINTVCCINTVCCINTVCCINTVCCINTGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDA1A18A20A3B19B2C1C20G10G11G12G13G8G9H11H9J10J12K11K9L10L12M11M9N10N12P10P11P12P13P8P9V1V20W19W2Y1Y18Y20Y3C

65、BVCC1_5K4K17VCCA_PLL1VCCA_PLL2GNDA_PLL1GNDA_PLL2K7K201L9SMFerrite2GNDG_PLL1GNDG_PLL2L7L15C339C340 C341 C342EP1C20_400FBGAA1u2u20u10u01Altera CorporationA110 Cooper Street, Suite 201TitleNios Dev Board, Cyclone EditionSizeDocument NumberRevCustomP06-08713-00015432Date:Thursday, February 20, 2003Sheet

66、115of29C189BBC219C22054321Bypass CAPSDDCONFIG PLD CAPS U3VCC3_3FLASH CAPSVCC3_3U5 U6VCC3_3VCC3_3 CLOCK CAPSU2C147C148C149C150C151C152C153C154C155C156C157C158C136C1370u10u0010u10u0010u10u0010u10u0010u10u0010u10u001C0u10u001CVCC1_5C169 C170 C171 C172 C173 C174 C175 C176 C177 C178VCC3_3C179 C180 C181 C182 C183 C184 C185 C186 C187 C188VCC3_3VCC3_3C191 C1920u10u10u10u10u10u10u10u10u10u10u10u10u10u10u10u10u10u10u10u110u0u010u01VCC1_5CON2 BYPASS CAPSVCC3_3VCC1_5VCC1_5C195 C196 C197 C198 C199 C200 C201